


SYDNEY INSTITUTE OF TECHNOLOGY, ULTIMO ENGINEERING SERVICES TRAINING DIVISION ELECTROTECHNOLOGY, INDUSTRIAL ELECTRONICS DIGITAL PRINCIPLES 6016B WEEK 14


#### SERIAL TO PARALLEL SHIFT REGISTER

+5U.DC -> PIN 1

COMMON -> PINZ









SYDNEY INSTITUTE OF TECHNOLOGY, ULTIMO
ENGINEERING SERVICES TRAINING DIVISION
ELECTROTECHNOLOGY, INDUSTRIAL ELECTRONICS
DIGITAL PRINCIPLES 6016B WEEK 5 PART 2


#### ADDER/2's COMPLEMENT SUBTRACTOR






SYDNEY INSTITUTE OF TECHNOLOGY, ULTIMO ENGINEERING SERVICES TRAINING DIVISION ELECTROTECHNOLOGY, INDUSTRIAL ELECTRONICS DIGITAL PRINCIPLES 6016B WEEK 15 PART 2


### BCD (Modulo 10) RIPPLE COUNTER




SYDNEY INSTITUTE OF TECHNOLOGY, ULTIMO ENGINEERING SERVICES TRAINING DIVISION ELECTROTECHNOLOGY, INDUSTRIAL ELECTRONICS DIGITAL PRINCIPLES 6016B WEEK 15 PART 2

## BCD (Modulo 10) RIPPLE COUNTER







# INDUSTRIAL ELECTRONICS 6016C WEEK 4: TIMERS 555 MONOSTABLE





FILEREF: OPAMP555



SYDNEY INSTITUTE OF TECHNOLOGY, ULTIMO ENGINEERING SERVICES TRAINING DIVISION ELECTROTECHNOLOGY, INDUSTRIAL ELECTRONICS DIGITAL PRINCIPLES 6016B WEEK 16























































TRIO 15MHz OSCILLOSCOPE CS-1560AII VARIABLE CAL SWEEP TIME/DIV JL1Vp-p ( POWER SCALE ILLUM PULL X5 MAG TRACE ROTATION TRIGGERING INTENSITY LEVEL PULL AUTO EXT. TRIG ASTIG FOCUS SOURCE CH1 CH2 EXT 0 VARIABLE VOLTS/DIV CH2 orX MODE VARIABLE VOLTS/DIV CH1 orY POSITION X-Y CH1 POSITION CH2 INPUT 1MΩ =22pF INPUT 1MΩ ≈22pF GND DUAL GND ADD DC FUNCTI SUB REGULATED POWER SUP GAIN TAMP MAX VOLTAGE/OPERATIONAL AMPLIFIER OC OFFSET RAMP FREQ. OP AMP



## microprocess or

weend)

#### Imtegrated correct

Small scale Integration (S.S.I) - A few logic gates medium scale Integrated circuit (ms I) - A complete integrated counter

Large scale Integrated (Necut (LSI) - more from 19,000 inclubidud transistars on silven single Silicon Chip.

#### mode of operation

sequence of operation -> computer can perform a number of basic operations called machine instructions. which the aserseleits and orders i'm a way whilm colves a particular Problem. This sequential list of operation is referred to as a progoan

A digital computer atilises the very high speed of execution of earn marnine instruction usually a few mirro seconds by having the regulated sequence are of instractions (or) program Stored withouthe competer it self. This is unoun as the stored Program concept and is the fundamental difference between a basiz calculator and compater system.

Imput Terperature output Turn on heating ellenent. Decimal system  $10^4$   $10^3$   $10^2$   $10^1$   $10^9$  4x104+ C1x103+8x102+3x10+6x10= 49536

Bimary 1 ystem  $2^4$   $2^3$   $2^2$   $2^1$   $2^0$   $1 = 1 \times 2^4 + 0 \times 2^3 + 1 \times 2^2 + 1 \times 2^4$ 

# Her decimal number Hest a declimet symbol 4 bit binary Pattern 0 100


$$\frac{2110}{6} = 60 \text{ (Hen)}$$


$$\frac{1111}{6} = 60 \text{ (Hen)}$$

$$\frac{1111}{6} = \frac{600}{2} = \frac{110}{2} = \frac{110}{$$

In order to remember which program instruction is to be encided next, the microprocessor contains a register (or temporary information storage location) called the program counter (pc), the contents of which points to the next sequential instruction to be fetched and executed.

Thus during a topical instruction cycle, he result instruction to be executed is read from the memory location indicated by the contents of the program






Problem

Convert the following decimal manhors into their equivalent binary numbers. (a) 34, (b) 67 (c) 224 modified computer enerales a list of basil machine imprinteres (be program) awin have been selected and ordered by the aser to solve a particular tasu.

Ordered by the aser to solve a particular tasu.

In order to emploit the tre intrinsic high speed of encution of each machine impraction, the program is some with in hecomputer.

A basic digital computer is comprised of a memory and which is primarily used to hold (ar) stone the program, and some import and output (7/0) points. These points form the interface between the compter and the source of import data interface between the compter and the source of import data complete autput (and the subsequent output data. The complete compination of anicroprocessor, onemers and imput a output ports is collectively meterned to as a amilroporputer.




-) corplete program is loaded into memory and isthen executed.

milroprocessor:

The nest instruction is fetired from memory

(Fetineycle)

The next instruction is fetched from memory; then, i'm the second phase (or) execution cycle. The mistro processor executes (or performs) the action specified by the instruction



67 = 010000011

Pb (2) convert the following bimary numbers into their equivalent decimals numbers.


cas 10 111 Chs 1010101 (cs 110 110 11

(a) |0|||1| = |000||0|||1| = 0127 + 0x26 + 0x25 + 1x24+ 0x23 + 1x22 + 1x2 + 1x20= 16 + 4 + 2 + 1 = 23

Shmilarly 1010101=85

PhB) convert the following decimal numbers into their equivalent her a decimal number.

(a) 27 (b) 96 (c) 3334




16(4) convert the following hear decimal numbers. Into

(a) 23 (b) 2F (c) 2D9E

- (b) 2f = 0010,  $1111 = 0x2^{7} + 0x2^{6} + 1x2^{5} + 0x2^{4} + 1x2^{3} + 1x2^{2}$  $+ 1x2^{1} + 1x2^{0} = 47$
- (c) 299E = 0.010, 1101, 1001, 1110 $= 0x^{15} + 0x^{14} + 1x^{13} + 0x^{12} + 1x^{14} + 1x^{10} + 0x^{14} + 1x^{15} + 0x^{14} + 1x^{15} + 1x^{$

## 2027 microprocessor



#### microcomputer Architecture

microprocessor (cpa)

memory -> Hold the stored Arogram.

Impat a output ports -> Interface the micro computer to the various impat a output devices controlled by it.

#### microprocessor


Individual data byte manipulation instructions (add, subjuant)

memory transfer instructions (read data byte from memory arite data byte to memory)

Indermedian is trong ferred between externel devices and the computer system via the imput 2 output ports.

The microprocessor has machine instructions to both read (input) data from a specified port and to write (output) data to a port.

#### Basic microprocesser



(Alu) Arithmetic logic Unit - performs the actuel data manipulation.

of the Alu and registers so that the desired action specified by an instruction is performed.

The micro processor communicates with the meners, both to obtain the individual instructions which make up the program and to access a store data and to transfer data to and from input and out put using a highway cars bus.

#### memory

Locations and address. - Easin location contains a binems pattern with a number of bits corresponding to the word length of the computer (typically & bits).

content The binons pattern Sloved at an address.

memory -> RAM - Random access memory

> Rom - Read only memory.

Rom - Fixed in formation. during manufacture (ors by the user and consequently can only be operated in a read only mode.

- Hold fixed program
- Non voladile. The Stored in formation is not lost when power supply is renoved. low cost fant

Erasable Programmable Roms (ors EPRom- memory pattern com be changed by the user in a controlled manner.

# microcomputer Architecture



## Functional units of a mirro computer

microprocessor - cpa

The memory - It is used to hold the stoned program.

Posts input and output devices controlled by it.

#### microprocessor

- Execute a number of basic machine instructions.
- Rata byte manipulation, instruction (add, subtract)
- memory transfer instruction (Read data byte, transfer between external devices and the computer system via he impat and output parts,)
- machine imstructions.

Read (imput) data from a specified port.

#### Register

- contains a number of registers or temporary sterage elements which can hold on stone a single byte or word.

## Maridhameti Cosic Unit (Ala)

- Personn the assuel data manipulation operations.

#### Timing Excentable

- co-orcumate the internal operation of the microprocessor and controls operation of the Alu and registers so that the desired action specified by an instruction is performed.

The microprocessor commo unicates with the memory both to obtain the individual instructions which make up the program and to access and store data.

- To transfer data to and from imput and output parts
using a high way card bas.

Erase

Erposure do intersive altra violet light

- roplying voltage to exp specific pins on he integrated

circuit.

#### Highway Structure


Data bus - carry the data associated with a memory or impulsoutput transfer & typically 8 bit wide

Address hus - To specify the memory location (av) I must output port involved in a transfer

control bus - made up of the various control lines

yenerated by the milito processor and other

system components to symmemise transfer.



Data bus - Bidirectional Data flow


the processor can ande data on to the bus lives to be read by a memory device (or) it can read data from the bus presented by such a device.

It becomes possible do mane a single pin a logic input and oil put by incorporating with in the microprocesser logit out put gates, a tribed output state madditional to normal o and I signals. This third state is a high impedance condition avere the output its effectively switched memory or I/o microprocessed → <u></u> -\_\_\_ -Bus Line select Seleit direction direction Bidirectional bas line End of he buy micaroprocessor -Impat (as) output De Renelong on memory direction Impet (or) output Lection control Address bus consists of 16 limes. (0000) (Hesi) -> ffff memory map 2 N => 0000 -> 07FF memory address e- 8 bits -24 ten of Rom not used 21001 256 (2000 -> 20fe) bytes 20 FF RAM 2000 of RAM 1 FFF not used 0000 Rom 0000

since there are a number of devices connected to the computer high coars - Rom and Rom Chips., Imput I output devices etc - it is necessary to ensure that only the device intended for the data transfer responds when a request is made by the microprocessor.

(1)


Two is accomplished by earn device commerted to the highway having a (hip select (cs) control imput) and only when this imput isactivated does a device respond to the various requests is shed on the control bus



Bus control

The control bus incorporates the timing signals which are generated by the microprocessor to synchromise intermedian transfers between the microprocessor to a memory or imput foutput now?

Read - RD, write UR



Express your answer in K bytes.

Lybit = 20 = 1024 = 14 binary combinations

14 bit = 24 = 16 binary combin atrons

(0000 -> 114)

-- 14 bit = 14 x 16 = 164 bytes of memory

of Romal 256 by tes of RAM. Determine he start and end addresses at each memory block if the two memories are to occupy continguous blocks at memory starting at address (0000) here. Express your answer in her motation.


4th = 210 = 1024 bocations.

Lake = 212 = 4096 locations 10617 12 617 256 = 2° locations 8 617 Rum 2 10 ~ 1000 ~ 1000 Rum

1000x4=4 Kbytes Rum- 0000 (- Zerobyte

-- Rum 0000

not used -3/P/0/PPort. Rom 1000 RUM mm maer, 6001. 0000



Oyparmicro computer system has the following memory map.

0000 -> 0 FFF Rom

2000 -> 21 FF Rom

4000 -> 400 F IIO

4000 -> 400 F IIO

4000 -> 400 F IIO

4000 -> 0 FFF

1111 = 4017

2000 -> 0 FFF

1111 = 4017

2000 -> 21 FF C 1111 = 4017

2000 -> 21


Introduction to programming and data transfer

microcomuter

- Read wilmans coded information from its imput ports

- manipulate this information according to a program stored within its memory

- subsequently produce output in formation at its output Posts



\* It is necessary to become familiar with the different types of macrime instructions which a typical onicroprocessor executes and to investigate their effect on the total system.

-1 1 1	~ ~
Intel	2090
011100	0000

A	
0	C
D	E
4	L
Stack poi	nter co
Progreem a	ruter pe

A = 8 bit avitnmetro register

BCDE- 4 bit general parpose registers.

F= 8 b.t flag register controlled by

Im - 8 bit interrupt control register

HL - tao 8 bit registers used to form
a 16 bit memory pointer.

- 5p- Stack pointer register.

  16 bit memory address whiln displays points to the top of a system stack.
- PC Program counter register which contains a 16 bit memory address which points to the next instruction to be executed.

## Assenbly Language

- Symbolis assembly language equivalent.

one to one comes par denes between assembly language
instruction and machine coded instruction.

#### format

LABEL: OPERATION MNE MONIC, OPERANDS COMMENTS,

LABEL - operational symbolic address for the instruction operation — tell the programmer be specific operation movement to be performed

operation - A value on which this operation is to becomied out

(OR)

The memory Lousians where he value comme found.

comments - optional comments.

To faillitate under standing & enhance the readability of the complete program

- Does not induence themsenine code resulting from the assembly instruction

## (17)

#### classification of instructions

- Data framster
- aata mamipulation
  - Transfer of control
    - Imput loutput
    - machine control

1 Dala Transfer

mov A, B

Results in B register being transterred to A register
2 sata mamipulation

ADD AB

A register (accumulator) containing the sam of its previous contents and the contents of the Bregister.

3 Transfer of control

un conditional sub-routine call

conditional (flag dependent) Jump instructions.

Return Instruction.

#### JMP LABEL1

- micro processor breaks its normal mode et sequential instruction execution.
  - Jump uncomditionally to Symbolic address LABEL1
    for ment instruction to be esterated.

on

4 Imput / output

move data between the various imput output ports of the system and an internal processor register - usually A - register.

047 05

Trecontentiat the A register being transferred to out put part 05 (heal.

5 maenine control

Instructions in the mainime control group affect the state (or) made of operation of the processor itself.

Interrupt, enable, disable, processor half, no operation instructions.

Operand addressing mode

machine instruction

Specify the location of the values to be manipulated (Scruce addresses)

The Shired to specify
the location where he
result is to be stored

( Destimation address)

Source 1 Joperation - Destination source 2

#### Instruction addressing mode

4 menn types of addressing modes

Register Addressing Immediate Addressing These are used primarily for data transfer and manipulation instructions which involve only the internal process of registers.

Direct (Extended)
Add ressing

Register Indirect

Addressing

These are used primarily for data transfer and manipulation instructions which involve he system memory.

## Register Addressing

- more data between the internal processor olyisters.

- The instruction source and destination addresses specify which of these registers are involved in the transfer.

mov B A L source address (A-registers

Destination address (B-registers

operation (mové data)

This results in the contents of the A register being dransferred to the B- register. The contents of the A-register remain unchanged. (B) E-CA)

(QE) (HL)

The contents of register pour DE being exchanged with the contents of register pour HL.

## Immediate Addressing

memory location but instead the actual source data is contained within the instruction itself. and is therefore immediately available.

MUI A FECKESION

2 Source data

Destination address

Operation.

Tredata value FE(hesi) being transferred to the
A register (n) — FE(hesi)

(a) A — 1111 1110 (bimary)

16 bit register pain

LYID, EG27

BC, DE ON HL — Destination addresses.

There instructions require two byte of immediate

data

LYIH, 802D & 16 bit register pain HL

LYIH, 802D & being loaded with immediate

(H)(L) & BOZD (hex) dates 8020 (hex)

(D)(E) + E627(hen)

(REGISTER DATA TRANSFER) Pb(1) - Tre program load, a value into A register using immediate add ressins

- Then loads this value into two further registers 2 B and a using from register addressing.

3 alb with 8020 en E 627 using /immediate

addressing. Then their


- Then their contents one exchanged using register


addressing.

Assenbly	, Instrui	comments		
MNEMONIC	OP1	OPZ		
MUI	A	FE	(B) + FE ( hens	
mov	8	A	(B) (m)	
12 mov	6/	B	(c) = 3	
39 LYI	H	8023	(H)(L) = 8020 (hea)	
30 L 71	5	E 627	COUCE TEOLA	
4 X C 1 + G			(D)(E) (-) (H)(L)	

#### Direct Addressing

An operard may be either read from (or) witten to a memory location, the address of which is specified in the instruction et self.





## Register Indurect Addressing

pineut Address Ims

Indurect addressing

- only the A register may be used to store or load a value to and from memory

It a value were to be stored in a memory location, the Bregister

CO Transfer contentents from B

(2) Then stone operation is Rentermed mure efficient method

pata may be dramsterred between any of the Processor registers and the system memory

- operand is enter read from (or) written to memory location

- Instruction dees not contain actual memory address

- Operand is either read from

(UV) another to the memory

location, the address and of

Which is currently stored

in the register pain HZ

Ex mov A m

A register being loaded with the contents of the memory location whose address is specified in register It and L (M) (M) (M) (M) (L)

EX MUI M, FF

The value FF (hears being stored in the memory locations ahose address is in register is a (CH) (L) ) & FF (hear)

ph(3)
The memory address of A which contains
data value AA is 20 AO and it is looded
into register bt and L by imabrech addressing
mode.

LXI. H

2 then a value is moved to memory location using negrister in direct addressing. muI m, m

The Habe is loaded into the for ther registers is accusing now B, m

	using register in dinettad	idressing mer em
-	Assembly Instruction	Action
1	LYI H, ZOAO	(1) = no (hess)
2	MUI M, AA	(1-1)(L) = AA (hex) CUR) 20100 = AA (hex)
3	mov B, m	(B) = (20A0) (0R)(B)=int
	mov c,m	(() = (20A0) (OR)(C) = A

The Assembly Process compiler Assembler r The compilation process The hand assenbly process Assenbly Language Sorvie compiler Hend conversion Progreen Hestadecimal ferm machine I montar program Code Binary machine 8085 Instruction set Jonnedvall move A hyte 3E Bhyte 06 78 mov 74 Appendit P(1) 7 A l m byte 36 (2 Payel40 -> 144 Load Jone duate ( Rey, pown) MUV 2 dble Load Store A durect dble SP dble Lan addr 3A STA addr Load Stone 112 direct Load Stone A Indirect Libba addr 2A L SAK B SALD addr 22 OA 1 02 Exchange H1/08 LOARD

LOA

XCHA EB

Ex mov A?

(A) E(3) requires 7, 8

Ex mul A, FE

(B) E felher, require, 3 E, FE

operation Janeause

destruction

The destruction operation

North significat byte of memory

address

most significat byte of memory address

De write the hand coding for the sollowing operation the program load, a value into A segister using immediate addressing, at headdress 2000

- 2) then loods this value into two further registers 8 and a using register addressing.

  3 als pinally register pour HL and 2 E are looded with 3022 & E 027 asing immediate addressing
  - 4) then Their contents are exchanged using register addressing.

line no.	m emos		(28) Assembly Instruction			Comm	
	Address contend		mnemance		001	on	ed
Lineano	monery		Label ASSEMBLY			Comm - end	
	The state of the s	CUNTENT		mnemoni	6 OPI	OPL	- 000
2075	2000	3 E		mvI	A	Fe	(B) t fe
	2001	Fe		For 2085			
	2002	47		mer	Q	1	(P)+ P1
	2003	21 F		mov	C	B	(C) (-(2)
		7					
		Although	move	B 1548		ha (2) /	EA
		data de	Amoll	seached	1A	CON	
	2004	21 for LYIA		LXI	H	2027	(H)(1)5 -8022
	2905	20 6					
	2003			LYI	0	E027	(D)(E)
	2009	27 E0					EOZA
Not 2010 2	200P	E13		XCHA			CHICLY

1 1100100 = -100

# Data manipulation

microProcessor - Represent data authin anumber of different

Typical Arithmetic instruction.

## Rata representation

In general, numbers may be represented in unsigned bimary, signed bimary or bimary coded decimal (B10) form,

#### Um signed bin ary

27	26	25	24	23	22	2	2 = weightims
	0		0		0		1 = 43 (Decimel)
0		9	0	0	i		0= 70
t	9		0	9	0	9	1 = 161
0 15 15	1	9	0	1	1	0	0 = 204

Signed bimany

$$\frac{2 \times 260}{26 - 2 \times 131}$$

$$\frac{2 \times 131}{2 \times 60}$$

$$\frac{2 \times 131}{2 \times 311}$$

$$\frac{2 \times 131}{2 \times 311}$$

$$\frac{2 \times 1000}{2 \times 1200}$$

5 65432 10

5=0 for positive number and zero

5:1 for negative numbers.

for 8 duy, + =

11110001 -15=

1011001

FOR & bit =

10100 111 -89 =

Too's complement Representation

Two's completment Decimal Number 00000011 0 0000010 0000001 0000000 1 PRP110

- 127

10000001

-122

10000000

# Binary coded Decimal (BCD)

It the Ampet data is from a decimal Ney pad and the subsequed output data cerives a decimal display, use decimal number representational arithmetic - provide instructions for performing another.

BLO representation is a subset of the headlerimal system

#### BCD code

Je cimal digit	BCD code
0	0000
	0001
2	0000
3	0011
2	0100
S	0101
6	0110
7	0111
8	1000
9	1001
1	

Shit binary code may be used to Store two BCD number.

86 1000 0110 (decimal) --86 = 10000 0110 S 1 (decimal)

-- 51= 9101 0001

Arithmetic Mostruttons

Sustmull increment decrement

2085 the instruttions always involve A register and either another processor register (oR) a memory location,

- A milito processor contains a number of different forms of these instructions so that data can be manipulated in the selected member.

- status (ars condution bit

- which are either set (ars reset all pending on the

particular authoritis instruction being consided

authorit he programmer is able to use and interpret

out and the programmer is able to use and interpret there slags to manipulate data in the selected way

least significant half of the A- register.

Fregister of 3 7 P CY 8085 Il is set when the result of an avidnmetic S= Sign slag operation is negative - Tre flag is set il the result of an avithmetic Zero Flag operation on the register is zero pollerwise it is reset. - With trans for of control function - This is used BLD numer representation is beingused Ausi lians It is set when the result of an arithmetil operation produces a carry out from the


	This is used with logical operation.  The flag is set it the result of a logical operation (Ans, OR, YOR) produces an even number of 1's
Flag	it a carry out was generated from the A-register


Addution at two bits


Addution of two bits 2

							000	Jim		
	Bit 1	Bit 2	sum	comy		8 FT 1	212	f a		
	0	0	0	0		OLI T	3172	lin	Sum	4
	0	1		0	C 163		_			ow
					1) 151	9	9	0	0	0
-		0	i	0 1	2) 2md	0	0		1	0
		15t 2md 151	र अपि वर्ष		3 154	0		0		0
		11/	150+1		(1) 2 md	0	1	1.1	0	1
	^	100/11/1	1		5) 154 (		0	101	1	0
	A = 1	11111	10 - 15	4 lectoral (	6) 2 md		0		0	j
Ó	3 - 0	10101	11 - 87		154		1.	0	0	
				oblitmed of	) 2 md			11/	1	1
			1 241							
			d	eisml						
		1 (	00 6	- Come	100		160	110	1,0	

100 Cenny in 001 E-sun







Register Addressing

EP ADD B

Precontents in

R register is being added to

current contents of the A register

(A) (A) + (A) + (A) 1

S = set it result is negative (ie contents of A are all os)

AC - Set it carry generaled from

bit 3 (ased with BCD centhmetic)

cy - set it coms from bit 7 (ie ms bit)

P- Reset

EY ADI OF

The immediate data of them being added to the current contents of A register

(A) (A) + Of all Flogs are affected. Sunstract

A	1	0		1	1	0	1	1	155	(decimal)
	0	100	Cs),	0	10/10/	90	0)	-		Borros
B	0		0		0			1	87	(decimal)
	0		0	6	0		0	0	62	Bechne
	10			1 0		0		1.650	3 orrow	
Substract Sub B		De la constant de la	s. Rej	giste	~ 1	add	ress	mg		

SuI of SuB

EY INR A The comtents of the A-register being increm ented by units.

(A) (A)+1

commed contents of register pain EX INX H It & L being incremented by units

(H) (H) (H) (L) +1

Register Indurect Addressing

Eq INR M

The contents of the memory location whose address is contained in the H and L registers being incremented by anils.

((14)(1)) ((11)(1))+1

Decrement instruction

DCR A

DCXH

DCR M

Junssyned arithmedia

0 h (1)

Ph(1) Registers

A is loaded with simme data 53 (hear), B is loaded with simmediate data 3A.

\_ treir contents are added together.

A third numeric is then substraited from the contents
80 (hese)

Of A using immediate addressing.

- Pinally the new contents of A are decremented by unity.

1	Astenbl	3 Instruction	Action
1	muI	A) 53	(M) <- 53 (hex)
1		37	(B) ( Wen )
1	A00	A	(n) e - (n) + (13)
	SBI	50	(A) (A)-80 (hea)
	DCR	A	$(A) \leftarrow (A)-1$

1 (A) (Next)

Signed Arithmetic ph2 A is looded with +35 decimal Bisloaded with -72 de cimal. Their content) are added to getter Third nemeric DB Chesis is substructed from the contents of a using immediate addressing. Finally the new contents of A are decremented by emity. 16 35-32 = 37 23 (hen) 1001000 = +72 36 0 8 bit 0100, 1000 1011100 = 38 (hen) ( hesa) hen: Assembly Instruction Action (A) (-23 (hesu) MUI A, 23 MUI B, BB (B) (mex) 400 B (A) (A)+(B) 2BI DB (M) (A) - DB (hese)

DUR A

 $\frac{E \times}{(D)(E)} = (D)(E) -1$ 

E 9 222 13

16 bit comtents of the register pair 3,0 being added to the 16 bit contents of the register pain 14,2.

(H)(L) (H)(L) + (B)(C)

muldiprecision Arithmedic - The carry flag

If more than 16 bit accuracy is regulared, there are no single instructions available for performing arthmetic operation and instead, a number of instructions must be beused. Addition of two 24 bits

Number 2 [36+83] [36+82] [36+82]

Number 2 [36+83] [36+82] [36+82]

Result. [36+83+3+14] [36+82+2+14] [36+84+1]

DA EY ADC M

- (1) The contents of the memory location a hose address is contained in registers it & L
- (2) The compens of Cy Flag being added to be compens of A register
- (3) The result is placed in the A register and all flags are affected.

(MZ (A) + ((H) (L))) + (CY)

EY SBB M

- (1) The comtends of the memory Location whose address is contained in registers It 2L
  - (2) The combents of Cy Flag being substratted from the combents of A negister
  - (3) The result is placed in the A register and all flugs are affected.

(M) (M) (M) (CH) (L)) - (CY)

ph3 multiprecision Arithmetic

24 bits (3 byte) number. Sinst is loaded in 2030, and is loaded in 2001, 3rd is loaded in 2033.

(24 bits (3 byte) number which is stored in the three consecutive memory location starting at address

(41)

2020 to 2082)

Tres are added together at 2083.

2 Libit result result replaces first number.

1 Lood tremomerat 2020 LaA 2020 Grad 11th pour ADR modern of Stored Started St

INX 17 Increment HI

load whencomer at 2001 (DA 2001)
Add memory ADE M

continue toadd Encery

Sturred 5 TA 2001

Jadd 2 rd

pains of bytes

together with

carry

INY LA

Jovernent HL

bout the number at 2032 (DA 2032

Add memors 2

Stoned

ADC M

STA 2082

Add 3rd Pains off by tes together ain carry

Replace

at ahin replace he smit

nember

```
Program
    H 2033
 L2A 2080
ROD
5TA 2000
JNY
 L2A 2081
 ADC
  STA
     2031
  Jax H
 LRA 2082
  ADC M
  5-tA 2082
```

310	I mith medi				
prod Ad	d 62 E	eco a	d 25 BCD		
62=	6	2	-: 62+25	= 0/1107	0010
	9110	0010		0010	0101
25 =	20010	50101	Nofcons heyond 4 bits =	1000	0111
ph (2) Add	79800	2 16	3 ( )		BC
79=	7	9	79-16 =	0001	0110
		1001		1000	1111

39 BCP 2 43 BCP Add 1000 40 20001 0100 Carry -: cy=1 1000 0001 wo bit to put -. But 3 1000 = 37 - Regd: Bro = 87 required BCP 1900 0111 normal BCP 1000,0001 -. AC= 1 -- CY = 1 AC=1 To comect nt 1990 9901 will reide. to be added with 0110 900 9001 0110 (-(6) 1000 0111 toget 1000,0111 (+6) resi is connætted BID sum (0110)

(AL Plag is set 6 is added to A register)

-. Decimal Adjust Accumulator DAA isutilized.

Add the followings BCD numbers in make comection. (a) 47 B(2 + 32 BCD 0010 0111 10016- wormel 810 79 BCB RegumedBig Sunstrait the sollowing Big numbers and make the comection (b) 21 BC2 - 69 BCD (9) 47 BCD - 32 BCD Bomon (a) 47 BLQ = 0010 Normal Big 32 BCD = C420 Regol 310 = 0001,0101c-(m) - 21 BCD = 0110,1001 69810 = - comy cy=1 0010 1000 moral 800 autterene 12 BiQ -bool,0010c\_regod. : Normal Ria of Regul. Bis authoroso author comection:?


Regulared = 000 t 0919 Normal = 0001 1000

ADD F A 0001 +000

Hen Decimal numers

4 bit binons	iten decimb symbol
0000 -	
9001	
0010	
0011 -	3
0100	4
9101	
0110	76
0111	
1000	
1901	A
1010	
1011	3
1100 -	——————————————————————————————————————
1101 -	<del>)</del>
1110 -	>E
1111 -	

Logical operation



Logical operations Logical AND The Logical AND instructions personn the bit by bit AND operation between the contents of the A-register and either immediate data (or) the contents of another Processor register (OR) a memory location. EY ANI 40 (A) (A) AND 40 30M A 20 3 0 - Shervert A = 6110 0100 - A221 ->1 40= 0100 9000 (A) AND 40 = 0100 0000 Pismeset odd. Celect smoller nuner Logical ORA B Thecomtests of A registere are ORed with Those in B register (m = (A) or (8) EN (A) = 0110 0100 Either A or Pall Result (1) ( R) Such 01016 Rit(1) (02 3317(2)

YOR function down table

B17 1	3172	81+	1	XOR	B17 2
0	0			0	
0	1			1 -	
	Õ				
				O	

Pisset even

Retate

- Rotate en bimars value left or right one Place

- lest smitt = x2 operation

Right shift: /2 operation

- useful for performing multiplication & division

(cy) =- 1

=. (yelf7 = 0)el

Co Rotate Left

#### Compare

compare two values - the contents of the Arregister and either imme dieste data lors The confents of a processor register on memory location.

cmp B

The contents of R registers are compared with the contents of A register.

I flag is set zero to 1 it me contents are equal and the cy flag is set to 1 it

contents of A and less than comtents of 8

For a of

The Program

Ex First loads immediate data (anto registers A and B)

and then perform a services of logical operation

First contents at and 3 are compared the rotales of contents of A are then rotailed left

the near contents of A are then AND-ed with a

comstant 21

the resulting contents of A are UR-ed with he

(B) FO = 1111,0000 contents of is

MUI, A, RO Imital muz 160, OF

ANI 8

2 mil

Lim ORAIB

A= 1111,0000 mul A Fo 3 = 0000, 1111 muz 3 of 1st cmp 3 A IIII,0000, B 0000 1111 -- A>B -- A= 1111,0000 and RLC A= 1111 0000 11/100001 3rd ANJ 81 -=- (m-) E 1 Compare 4 81 -) (1000) (0001) 1000 0001 = 81 A= 81 = 1000,0001 ) OR 4M ORAB 3 = OF = 0900 1111 1000 1111

Exercise Loon at enercise questions 4.1 to 4.8 cherk the consider provided for enercise 4.1 to 4.8 Determine the way to approach the solution.

Take exercise with microprocessor Training software

\_ To achieve the ability to transfer control, branch or to con instruction that is not in sequential order, it is achieved with instructions from the transfer of control group.

- All These instructions act on the program counter.

- It is possible to execute a block of instructions many limes over with the number of limes determined either by program data or the state a processor flag.

#### Jump instructions

- Break normal sequential execution

- Brown -10 a different part of the program.

- loading the address of the next out of fequence instruction in 10 the program counter.

- Forcing the processor to fetch the contents of Iluis new location for its ment instruction

- the new address is specified in the instruction.

JMP 2083

(un conditional just to memory location 2083 for the next instruction).

memory address Jmp operation ls byte of address ms byte at address

un conditional Jump

JMP LAB1

to indicate the destination address of jap instruction - use lavel 10 indicate jup dering assembly language development

Jastruttion	
Imp LAB1	
LAB1: Destination	Sym
	JMP LABIT

dressing

conditional Jump JMZ LABI

Jup it zero flag not set to LAB 1.


Op- code	condition	flag status
JN2 (LABI)	Jeup it zero slug is not set to (LAB1)	72 = 0
Jŧ	Jup it zero (log i) set to (LABI)	2=1
JNC ()	Jap if carry 13 zero	C = 0 $C = 1$
Jo	Jap it carry is 1	
JOE	Jap it pants is odd	P=1
JPM	Jup 1+ 5=+	5-0

#### Flow Chant

Repeat loup

n diagram which indicates the sequence of, and attions required in, a program and the points where branching isrequired.

Ph the program to add together the ten numbers 1-310 the running to tal B register contains The number to be added to the - a register contains running total. Frence Start from 1) Frement by 1 & add - It count is less than or equal lo it will be serented - If the count is greater from 10 it with be ended. 3= Juntid C=1-310 increase then Put the result in A I Jonaialise a > mvI c, 01 Y 3+ c = A ramy total to 0 & nouser count 4011 MUV® Then add again Add No. 10 Runs total ADD Wen move into of Romy 101d A -> 2 2 2 10 coanting is intreared in Adding 1-310, if country reaches 11, it should be should be end other wise it should be JNZ LABI repeat to start



Loup

TO DOTES

#### Jump Instruction

Plan Time delan in the program

- A common organisement when a microcomputer is interfaced to other equipment is to compide a time delay in the program.

- A micro computer based road trastir light controller, for escape, would need to compute a line delay to implement the sequencing of the light changes
- Resirred delay & Loop count lone held in c- register.

Time de las Nop- 40-operation instruction.

write a program ph20 boud desined delas the parameter into chregister,

- (3) compare De contents of C- register aign zero
- D Jup it De l'he is not set 10 3 eron
- (S) non operation stages 6 stages
- (6) Execute ælt delas instructions decrement C register

(7) Jump Loop -

Assembly Instruction -) MUI 6,02 ---L) MUI A,00

emp c - Loup

> NOP NUD NUO NUP NOP

NUP DORCE TIMP LOOP comment cet regd: delay in c clearA

Are recontents of C Zero?

Monoperation instructions. provide basic line dela

LOUP

Are the contests of Cregoter 3200 J. NO

( Begin

Load desired

delas the pavametes

Execute deter Instruction server End of instruction C - 309 Ditex

### sub routimes

This can be made into a sub-rowine by placing a

RET in struction with the Label Time at the

end of the program.

#### subrowline

or particular sub-task many times over.

I-tis highes desirable

suproutine is designed to perform the sub task and then return control to the moun instruction sequence.

main of CALL SUP

Program

Subrodine

RET

Stack A last in first out queue which is implemented as a set of successive locations either with the processor itself or more usually, in the system memory. Stack pointer register (SP) it points to the address which currently holds the entry at the top of the stack, and consequently its contents change as each subroutine call and return instruction is executed. memory address 2010 to 2012 Ex (1) main program 20 respectively contents CD, 480 call subratine (2) Program courter PC - two bytes cet 2013 (3) sub routine instruction 2048 -> 2049 contents xx (9) sub rostne call (Stalu pointer) 2000 to 2002 contells xx Stalu pointes at 2002 Symbolic Instruction memorgadoress contents 2010 2 moun progetion 4 call sur pc = 2013 48 2011 2012 20 Intervolus ( 2049 2000 Stain

Call instruction brouged from menory

Pu miremented

Stillblann

After suproudine (all, 17002 2048)

Ch (S 8)

memory f	1ddress	contents	Symbolic instruction
man progoca	2016	CP 43 20	y callsur pc=[2048]
Suproutine	2048	XX	Sup
Stacu	2000	13 26 XX	SP=[2000]

subroutine

() b 3

(1) Imitialise stack pointer at 2002

(2) Load desired delay time parameter into c-register delay perameter is 02

(3) call subroutine a with show is mand Timesty

(4) In subnowhne it consists of the following sequences

(a) Clear A

(b) compare the contents of c it yes, goes to end

Ca Jap if the time is not set to zero

(d) non operation stages -> 6 stages

(c) Execute delay instructions. Decrement c register

(f) Jump loup

(g) Return sub routine.

Additional for ORIGINAL PROGRAM surrouting Imalialise LYI SP, 2002 E Stain pointer muI c, 02 Load Timory parameter TAIL TIMDLY & call subradifie Time delay sun rout me TIMDLY TON A,00 cmp a LOUP JZ TIME & Delay flow Chart NOP routine NOP NON NUP Bey im NUP NUP Load DCRC desmed delay JMP LOUP 1me parameter Retarm 10 subjine Im-loc 5 TIME subroutine Call Timoly TIMDLY Are he Yes contents of C-register Beru NO Execute delay instruction decrenent C-register end

## Stack operation

The stack may alsobe used as a temporary deposit for the contents of processor register.

Push psw (push Processor Sdatus word)

This pash (saves) the combined 16 bit contents of the A-register and flags register on the top of the stack.

### POP BC

(i) Transfer the contents of the address given by SP to register C

(ii) Transfer the contents of Deaddress given by SP+1
to register B

Writing subroutine \*\*To first save the current contents of those registers

which are used by the subroutine on the stack and

then to restore the saved contents before the return

instruction is given.

### Pavameter Passing

- Parameters may be required to pass data both listo subroutine for processing and (ii) also for passing results back from the subroutine to the calling program after processing.

- passing parameters to and from a subroutine is by means of a pointer to the start address in the memory where the parameters are stored.

(1) Instralize Staru pointer at 2002

- (2) Store delas parameter in memory Location 2020
- (3) Load delas the Parameter into C register delas parameter iso2
  - (4) call subroutine when is named TimpLy
- (5) In submoutine, it consists of the following sequences.


  (as push (save) the combined 16 bit contents of the Aregister and flags register on the topot the stand
  - (b) push (save) the contents of register c on stack
  - as plad delas parameter from memers c
  - (d) Clear A
  - cer compare the contents at C, it yes, goes to end otherwise proceeds
  - cf) Jup it the line is not set to zero
  - (9) Non operation stages -> 6 stage)
  - (h) seeme Execute delas instructions. Decrement C register
    - (i) Jump loup
  - (6) (a) Transfer the comtents of the address given by cas sp to register B ( Restore content of register C)
    - (b) Transfer the contents of the given address given by
      soft wegister A ( Resture compensor register A)

(c) retem submodime

Addetion original program with suproutine fw. parameter Pas simy JailialesPointer L 4 I SP 2002 LYI H, 2080 mu I m, 02 Store delas parameters in never 2080 CALL TIMDLY call suproutre PELSIA PSW TIMDLY Subroutine 1 mov C, M registers A2 MUIA,00 Stach cmp c Loup nead delay parameter from LYI H,2081/ TIME 1 menony muImff NUP CALLTIMDLY2 NUP Remove. Sture NUP Delas routine Delay poraneters NOP merony NOP Lougran 2081 NUP Jmp Loup TIME DODB C contentsot Gb POPPENE registers A2C RET from Stain PUSH PSW Timm DL1/2 Return suprowline RET

### Mested subroutine

A sub routine calls and her subroutine with in itself



modification of Ph4 In above Problem, it store parameter in memory location 2004 / instead of six rop d'instractions, as subroutine (2) write the program. LXI H 2080 MUI MIFF MUI m,02 Sup routine 1 CALL TIMDLY TIMDLY Pus H PSW PUSH mov C, M MUI A,00 Surroutine 2 Loup Cm P JZ TIME L+I H,2031 mu I miff -NUP TIM DLYZ CALL TIM DLYZ NUP Push Psw NOP NUP NUP DORC JMP LUUP TIME bob B POP PSW RET

(GS)

L + I SP, 2012 Jonatial Le stalu
pointer L77 H, 2080 maum - stone delay parameter muI m, FF program call subroudine 1 CALL TIM DLY1 -TIMDLYI PusH 4\_save contents ut register pusit B J A 2 C mov I Read delay powermeter from c, M muI A,00 SUD Loup cmp routine J2 TIME LYI H, 2031 I store delas peraneter i'm menory location 2021 muI m, ff CALL TIMDLY 2 call sub-routine 2 AUSH PSW REF DCRC JMP LOUP 400 B PUP PSW RET 11m 2 Ly2 As for Tim DL41 PUSH PSW Sun esleept Nop instructions are

replaced by

Subroutine 2 call

# Exercize

- Look at questions in Exercise 9.1 205-7
- Study the answers provided for exercise 5.1 to 5-7
- Observe me way to find the solution
  - Take practice with micro processor from software

# Ween 60 (63) Digital Imput and output

- A micro computer is basically a digital component that can enumine digital imput signals and perform functions as a consequence of these imputs to gield digital output signals.

- The enternal devices outside the micro computer produce (ex) a met signals which are not necessarily in digital in nature, special interface circultry is often required to transform these external signals into a form suitable for the micro computer

Digital Imput and output

Logic 1 voltage level Logic 1000 to microcompater

A simple digital imput to a microcomputer can be produced bya single pole switch.

logic o voltage position

level LER ON for logical 1 Logic 1 or o LER off for logical o from micro -computer

The Information intended for an output indicator mass be latined by a suitable concent.

- The processor can then send data to the output latening device whiln captures the data at determined by bas control signals and then provides a continuous output until "data is sent to it.

- Thesystem incorporates a programmable imput/output (PI/O) device to provide the necessary latining and isolation Address bus MICROPROCESSOR Pceta Dug control bus

(68) Loutput data between a micro computer

Data transfer of imput/output data between a micro computer bus and imput/output device

- memory mapped imput/output
- Programmed input / output.

memory mapped input / out put

Address
64K Ilodevices

System

memory

- The same instructions are used for both memory and imput lowfrut data transfer

The appropriate address is output on the address bus and recognised extrer by a memory device (Rom (OR) RAM) or imput/out put device (PI/O) or port. The appropriate data is transferred on data bus.

i programmed imput loutput

- Imput out put data dransfers are accomplished by means of special instructions executed by the processor- In and out for the Intel 8085.

Address 644, Systen Memory

Address
25-5 [Jmnow/output]

- microprocessor generales an imput foutput request signal to indorn imput foutput devices (and memory) that the address on the address bus is for an imput/output device.

Digital input and output in most microprocessors is controlled by programmable input output devices and programmed input output is normally used. A PI/O programmed input output is normally used. A PI/O programmed input output is normally used input and output device can control a number of individual input and output lines. These are normally grouped in to a number of lines. These are normally grouped in to a number of lines. Others, each comprised of eight lines which may be posts, each comprised of eight lines which may be programmed to operate either a simputs on as outputs.

Steps

write appropriate command i'm formation into a specific write appropriate command i'm formation into a specific above sable registers within the device when the system is being imitialised from a port.

- 2 da is read (or) written to a port.

1945年1957年195日 1957年195日 1957年195日 1957年195日 1957年195日 1957年1957年1957年1957年1957年1

Handshaue control

Symmonise the transfer of data between PI/o and external device and consequently most PI/os Provide control lines for this function.

Hand Shaue - Typical transfer sequence.

Data lines. Valid data

Data Available
(DAU)

Data accepted
(DACC)

- Sending line Place, data on data line
- Ratar available (onu) lune n's set
  - Receiving device detects the setting or DAV line
- Then responds by setting the data accepted "DACC" line
- Sending device interprets the setting or DACC line

- Receiver detects that DAV line has been reset
- Reset DACE line to permet further data transfer.
- there is a chipenable imput un all the devices which are commected to the microprocesser bus.


-RAMS, Roms, PIlos. They are used to ensure that only one devile responds to earn data transfer on the bus.

- port A, B celet the appropriate register within p110 itself - command.

# Port Imfialisation

Some miro processor, each programmable input/output device is a separate integrated errout but in others.

A is incorporated into other system components.



- Initialise the port, Timer and Imput fout ports

are programmed logether


000

(7)

Out address

(Transfer the contents of the processor A register to the addressed imput / output device)

8155 command byte



MUI A, 02 out 20 Transfertecommand data or (here) to the command register in selected 3155 consigne port A to be 2 imputs 2 ownuts second import port Timer is not affected DiJable MONT (A) FARM DUNO Interrupt or hort (8) out put adtent timer port A Diseble in tempt on NOVII3

Address (hens	port register	123
20	command ( status meg 130	)e
2 (	port A	Typial
22	Port B	Port
23	Nort C	register

IN address

(transfer data from the addressed port to the A-register)

Ex D write he program

- port & is frust con signed as imput port

- B


- output


- output

- Deuter is imposit from point it is out next to point B. out point 22

Processi's repeated continuous le

1, 1500612177 Letre	wed comprim don's by	
A	stenbly instruction	comments
MUI	A, 02	Load command by te im A
out		Loud cummand register
START IN	21	read data from Port A
0 WT	22	out put data to part 3
Jmp	START	nepeat





Handshaue control lives at Part a to output 16 value, frama table in memory - stanting address, 2220 (heas to an external device connected to part A.

- port c has been instrabled to operate in mode?

  (had shake mode)
- After data has been ownthat to port A bit 1 of port a will automatically gotologic 1, medicating to the enternal device that is new data a van lande.

flow (Begin) (mut Aos y Imitable

[out 20 Jonta = outed


port 3 = mode 3 Instrulise port A as an output punt and Port c for mode 3 DLYIII, 2000 Installe tuble pomber address Imitialise 112 10 NEAL WAY gest resit Start Uttable address Journat 10 1 output 10 04721 2000 (here 1000 IN 20 1 Loup at aet rent value from dable 2 out put Status register 13 logil 1 Increment table Areaddress tanleadore, NO

Imput data - varying analogue signal, output voltage from a temperature transducer.

output data - The output data from the microprocessor is often required i'm analogue form. For estable todrive a motor.


It is necessary to have additional interface circulary between the imput output ports of the microprocessor and the controlled paripheral devices, both to convert analogue signals in to digital form and vice versa.


O AC



signfal 10 analogue conversion


by selectively adding vortages which are proportional to the weighting or each binary digit.






# Analogue do digital conversion

The conversion of an analogue signal to a digital number implies a process of signal sampling. A digital number can only accurately represent a charging analogue signal for a short period of time.




It is possible to severely distort the digital representation of an analogue signal by sampling it too in frequently.


the shammon sampling theorem provides that an analogue signal can be completely reconstruited i'd i'd i's sampled at a uniform rate greater than twice the higher frequency component of the original signal.



- The counter is imitially reset at the start of a conversion.
- crother out out just encede the analogue in put, counter cloud pulses are then enabled, cours the comparator to
  - Digital representation of the analogue imput its
    then binners out patet the counter
  - an out put follows extepped ramp until it realites a value approprimentely equal to the analogue imput of the circuit.
    - Noise résection properties.

#### Successive Approprimention ADC





#### Analogue to dugital conversion

E + 7-2

8 bit anc is commented to part B of a p210. The comparator output is winnested to be ms bit of part A.

the conformation output is assumed high (logic 1) it DAG output is greater than the analogue Mput.

processor registers

A - working register

8 - contains mecunet pac data

C - contains the present test bit

D- contains bit count.

Assembly Instruction

comment?

muI A, 02

0u7 20

- nort A Por

- rest & outher

mer 1, 20

muu 8, AL

mer c, A

mv 1 2,08

R69607 ( Out 22

TN 21

BUB A

JP come

YRA C

Jonetialise P710 - port A imput - Dest 2 mits.

Initialize DA c test date
- Initialize DA c test bit
- Initialize DA test bit
- Initialize bit count

output son dan

read comparator out put

Cet flag

Jup 14 conparator 0/120

reset count one test bit

med

	Assenbly imstruction	comments
( Cor		save DAL desta
	MOV A, C	apade Dratest bit
	mor C,A	
	ORA B	Set me set me s bit of one data
	Der P	decrement but count
	JNZ REPERT	Jupit not zero

#### Interfacing analogue devices

- Describe and hold crient

  There are used to sample a signal at a precise

  time and hold the value constant during the conversion

  process
- (2) Analogue multiplessers

  There devices permut une analogue signal out of
  several to be celetted by logical control signal.
- 3) Real time closed


  Signal sampling and construction is often Performed

  in comjunction with an interrupt deriven real time

  close.

Intemapts

To enable a peripheral device to inform the microprocessor when it wishes to transfer data. On ereceiptot the interrupt, the micro processor terporily suspends its ament activity, performs the required imput or out put operation, and then returns to its previous tasu.




Interrupt


Description stack of the program counter on the

2) Load the program conter with the steat address of the interrupt service routine

(3) Run the Interrupt service routine

4) Finally, returns control to the interrupted program by restoring the saved contents of the program counter from the system stain.





multiple Interrupt

The micro processor regumes to control a number of imput (or) output devices each with own interrupt capability.

when an interrupt is received, the micro processor can automobially determine from which device the interrupt has been sent some it is caused to branch to a different fixed dedicated locations in memory for each of the five interrupt lines. Deducated location—vector address.

Interrupt Imput	Veitor address
RST 4-5 (TRAP)	0024 [hess)
RST S.S	0620
R5-T 6.5	0034
R57 7-5	0030
	The rector address for this imput is not fixed and is not fixed and is part of the imploration placed on the data bas by he interrupting device aben the interrupt reguest is all nouledged
RST 4-3 (TRAP) HI	


RST 7.5

RST 6-S

RST S-S

Lowest priority

EJ-Emable imterrupt, DI- Disable Interrupt



#### SIM - Cet interrupt masu

masu bits in the three least significant bit ymvi Ajor positions together with a logical 1 in the 4th Sim bit and the SIM instruction is then given

Rim - Read Interrupt Masu

Me least significant

3 bits ut A register

include the state of the

corresponding mash bit

## Interrupt primas Levels

5. 3. Silvery Joseph Land Land Cont.

Priority assignment of different impersons imputs.

TRAP Power faulane

RST7-S Over temperature alarm

RST 6-S Read time clock

RST 5-S Read near temperature

Set value

RST 6-S TRAP RST 5-S

Main Program

RST 5-S JOR

RST 7-S JSR

TRAP ISR

III Running

Suspended

use of milro processor aidn imternapt
Ex73 1 The program first initialise can area of memory
2 Reset the interrupt much bits.
the continuously compare the date and
Subroutine Asc. with a Preset times hard value.
4 If Dur 1 CTHRHO
) water is equilled on mice and
- Could
S Analogue to chigital comversion is perturned on receipt
of im terrupt un
6 The instruction Amo Jean must be as
Some in menory starting of the mile
address 003c (hesi)
Justialist LYISP, 2002 Fruitialise mounty Stone Stone
SmvI A, 02 1 Fointer Pop 8 4 menos
SIM GRESET DODON Restore
mount moso I Interrupt march Dr. 7 register.
Mospar Loup EI
COT TO COULD TO
1 mtempt
Interest of the Shall rightife AT Exp.
Duen 2 Piw Could alan
Push B Pu
CALL ADE CONTINE (Moyran)
Les form A D Save registers. Un sneathful subsoutine.

# Application Examples

micro processer applications

Sequence controller


Sigital clock, timing sequence

Soigital to analogue convertes


Analogue to digital converter

#### Basic Sequencions

- The instructions provided by a microprocessor to imput abulted logical data to and from an enternal device.
  - Programmable imput output (PIIO) port meny be used to provide the necessary laterway (21) isolation functions.



A sequencer activates a number of devices in a prefet fequence without prefet time delay between each new device state.



Stroubnoing

- sequence

Red, Red + Amber, areen, Amber Red again

North 2 south - change in the Same segvence

East 2 west - change who the same segmence.

		North S	outn ]	East	East west			
		Amber	areen	Red	Amser	areen		
State	Red	OFF	OFF	OFF	OFF	0~		
7 (	ON	OFF	off	OFF	0 ~	OFF		
o selas 1			ofe	100	OFF	o ff		
1 Delay 2	NO P	OFF			A RC	OFF		
2 delcy2	00 /	0~		0~	OFF			
3 delas 2	Y OFF	off	02	000	off	off		
4 delog1	SI OFF	0~		0~	OFF	off		
5 delay2	S) ON	off	OFF	10~	OFF	off 1		
3 delog 2 4 delog 1 5 delog 2 6 delog 2	4 on	off	off	for	ON	off		
	X					1000		

Light on = 1 Light off = 0

seley 2 presents -> 21 = 1 seley 2 is not present 2120

seley 2 presents -> 22 = 1 seley 2 is not present 22 = 0

seley 1 = Long delay between overall dimection changes (~2 milm)

seley 2 = Short delay between drems strand light settings (~3 tee)

# Traffic lignel state table

( state ]	NIS	Elw	oclay
	RAG	RIMIGI	01 02
0	1 00	001	10
	00	010	0 1
2	1 00	100	0 1
3	1 10	100	0 1
4	001	100	10
5	0 10	000	0
6	1 9 0		
	1 9 0		

# reguencer instrum

- O Store table in
- 6) Stepping Amougnit
- (3) out put State of light.
- Daviding expropriate delay time instrucen steps

BISS PILO \_ most significant 3 bits at port A device cerive warm I south lights (RAG) 3 bits centre the Best / west lights - The nest most significant (R), A1, G1) Relay times Stage 1 - New State, a delay of Dr is executed Stage 2 - it required a further delay of 01 - 02 is executed. Assently Instruction comments (BEarn) > LYI SP, 2012 Jourtialise Stain pointe Instralise stall ponter Instralize port A as.) MUI A, OI Instralize part A as OUT 20 10 upput output Instilled memory > SEQ LXI H, 2030 pointer to start of state Initialise pointer to start of state table MEWSTATE MOU, A, M up date state 04721 output New 5 nort delay sub routine CALL DELAY 2 15 Q1 required? AN1 02 No suip d1 call Delay Line 2 JNZ NEYT (Short delas) yes call long CALL DELAY 1 delay subroutine update memors Delas times. 2 elcy pointer mov A, L required? End of table? time 1 NO no loop for mest JMP NEWSTATES Increment memory Soute pointer to ment Yes Loop to start Stateaddress of table DELAY (1) NO Emdot State J. ROT 26 LAN 2 1 ROT

TI CONDITIONAL SEQUENCING

RET

In some sequencing applications, instead of a change of state
occurring after a preset delay, a change of state may be
dependent on the occurrence of an esiternal event. — conditional
tegrencing

looping within the program on a particular logical imput line wouting for the recommed change to occur.

Excessives machine controller

- conditional sequencer

TIME

- Involves both external condution imputs and internal Preset time delays.

controlled devices a logical imports for washing mainine

Logical output	Controlled device	Logial output	controlled denle
0	Hut water control value	4	purpmeter,
	cold water central value		(expositions tub)
3	be tub motor/ wash/rmsespeed		Spin sheed


	(93)
Logical Imput	1 signiticence
	Turs full
2	wester thermostat

5 implified washing machine sequence

1	1		com	trolled	devil	e	1	
State		0	1	2	3	4	9	Action
	0	ON	off	off	off		11.0	Pall tub with hotevater
wash }	i	OFF	off	02	off			Heat water until thermostate
	2	OFF	OFF	off	GN	off	off	speed for a fixed time 01
	3	OFF		OFF	OFF			Empty tub forafixed time 02
(	4	OFF	0~	OFF	off	off	off	Fill tus with cold water contil L full reason frimse creed to fixed time of
Ringe?	5	off	off	off	ON	off	- Off	Retwee tubout wash frimte speed for fixed time a,
	6	OFF	OFF	off	off	0~	off	Empty thister a fixed time or
SPINE	7	OFF	off	off	off	off	02	spin for fixed the DA
OPF		OFF	off	off	off	off	OF	1 3 1 UP
		1						

wasning mainime controller state table

State numer		cont	rol d	revile			20	clas	Imp	d
0,000	0	1	2	3	4	5	0	1/1	221	
		Q	0	Q	0	0				
0			A ALL					9	0	
	9	0	0	0	Q	0		1	0	Tunfull
1	0	0	1	0	0	0	1	9	0	
	9	0	0	9	0	0			1	Thermostat
2	۵	0	0	1	0	Q		1	0	
3	0	0	0	0	1	0	-	)	1	
16	0	1	9	0	0	0	14 11 11	9	0	1.0
	9	0	9	9	0	9		ĺ	0	tur full
5	0	0	0	1 1 1	0	0		1	O	
6	0	0	0	0	1	0		9	1	
7	0	0	0	0	0	1		1	0	
9	0	9	0	0_	0	0		9		



Programmable Timer

5 more integrated conscert which incorporates Intell 8155 a programmable timer with a 256x2 bit State Rom and 3 Programmable impulfouted puts

\_ 14 bit counter - programmed to generate entrera Squame crave of a select able period Or I terminal court pulse.

Toman \$ 8.19 15 ms

Timer may be programmed either to stop after the terminal count pulse is generated (OR) to continue country and hence generate a new count pulse every, say, 8-1915 ms.

Digitalion Ep3


Use the programments timer to continuously generate a count pulse every 5 ms and to connect the timer output to one of the interrupt lines (RST 7-5) of the microprocessor.


count - contains the current number of imterrupts small de last charge in secs

SECS - contains the two BCD digits comesponding to Seconds. The contents are incremented by I each time court realités 200.

MINS - contains the two BCD digits comespending to minutes, the contents are incremented by I each time secs reaches 60.

Hours - contains the two BCD digits comesponding to horning The contents are incremented by I each the mins realves 60.






- It's contents were incremented by units with in a program loop
- The contents were output to DDG after cain count increment.


#### Alternative wave form

- The contents of the counter not to drive the DAC directly
- To provide addresses to successive memory locations, the contents of which store the required digital value whiln is to be output to the DBC.

Tuble The contents of the block of sallessive memory location,
table Loop approless.

DAC - 8 bits, 256 count states.





17 stored values -> chords

15 values in between -> Steps adjacent chards

Intermediate volues between adjacent e hard values une obtained by first devaluating theener dutterence.


Et 5 Tre program generates an exponential aune form using a table look up process and prece wise linear


to sind intermediate value, it mountains a corrent incomment value (chord xn) and simply adds the cord difference to this following each ideration.

- the current increment value is held as a 16 bit number in register pour BC.

- The combined comfents are divided by 16 to form each insterme diate value.


- Shifting the current increment value four places to the right. The process is personned in separate subroutine)





# Terrature controller

- The regumed terrestate Tref is variable and is stored in a location in RAM.
- tre tolerance limits on the required terrentue I DT are also assemed verrance um stored um a second Rom Location.



- the controlled temperature is controlled by First deriving an analogue to stage proportional to the temperature from a tremmistor a associated aplitier.
  - converting this voltage into an 3 bit digital value by means of an ADC
  - supply to heater is controlled by a smale digital output from the micro processor via a sartable driber 21 relas


1 -> heater on 0 -> heater of

If Imput Tim > Tref + bT => Heater is the sturned off

If In not Tim < Tref - bT => Heater is turned on

o al

716.



# Development Aids

— Single board system - Intel 8085 microprocessor

microprocessor, system clock source, Random access memory for
holding a system monter program, a number of imput footbal

Ports, key pad, associated numeric display, bus control logic.

Application

Program stored in Rom

- Development Phase for program stored im RAM.

momter commend

Digit displayed are in hestadecimal code.

xxxx xx nddress Destarfor contentificed ficid

restent from he beginning of the program

Substitute memory - Allow he user to encomme the contents

of successive memory location

If required, to modify, its contents

Run - Execute de program which is already stoned im RAM.

Run key is finst prested, followed by 4 degit start address.

registers. Exemine register all ours the uters to display and it required, moduly the contents of each of the microprocessor registers.

Single Step - Emable heaver to encembre the state of the complete system.

(105)

To overcome the errors, additional foots was I handware are provided.

Assembly Language - Jassembler - mainune code

Mish level

Mainune code - scarpiler - mainune code.

Language

Assenbler

Lan: SECS Increment contents at memory INDR A Location with symbolic name SECS STA SECS by units

sees as 1 serve une storage location torsees

LYIH SELS This load the absolute value into register pour HL

INR m contents at menons laction

SGCS (2000 Chesis) are incremented

by 1

SECS EQU 2800H Define SECS totale

absolute value 2005 (bens

SHIFT: MACRO STANTOT MACRO STUTA

RRECEREND

end of macro

106

To define the start address of compiler

ORG 201014

List at program

Midractions

Ens

High level language -> [compiler] -> mainmeiode

Mainme code -> [Inter preter] > High level
language.

Jes John healer on Jes Switch Heater off

IF TEMP (TLOW THEN HEATER: -1

ELSE IF TEMP) THIGH THEN HEATER: -0

Subroshe CALL RELAY (COUNT)

(107)

Edetors Emable Neuser to readly modely the scrine Program code Run interactively.

Wist a specified number of lines of source code on te visuel desplay sincen to a specified line in the service progra aspentied lines at eade delete one or more lines of code. imsert

# In chroat Emulators


- alsisned to emulate the micro processor used in the system under all velopment

- Part of mas.

- montor tre behavour ut presystem under development

Eysten ander test - Target systen mos (Development)

Egsten under development



In chrount emulation

design flow chat code te program Enter he mogram into mos menons Assense Compile Run DeobJect Mogran de buy using ICE Edet the seurce Mogran

# **Proportional-Integral-Derivative Control**

Dr M.J. Willis

Dept. of Chemical and Process Engineering University of Newcastle

e-mail: mark.willis@ncl.ac.uk

Written: 17<sup>th</sup> November, 1998 Updated: 6<sup>th</sup> October, 1999

# **Aims and Objectives**

The PID algorithm is the most popular feedback controller used within the process industries. It has been successfully used for over 50 years. It is a robust easily understood algorithm that can provide excellent control performance despite the varied dynamic characteristics of process plant. These lecture notes,

- introduce the Proportional- Integral- Derivative (PID) control algorithm.
- discuss the role of the three modes of the algorithm.
- highlight different algorithm structures.
- Discuss methods that have evolved over the last 50 years as aids in control loop tuning.

After completion of this section of the course a student should be capable of approaching a loop tuning problem in a competent and efficient manner and have sufficient knowledge to effectively tune a PID control algorithm.

# The Proportional-Integral-Derivative (PID) algorithm

As the name suggests, the PID algorithm consists of three basic modes, the Proportional mode, the Integral and the Derivative modes. When utilising this algorithm it is necessary to decide which modes are to be used (P, I or D?) and then specify the parameters (or settings) for each mode used. Generally, three basic algorithms are used P, PI or PID.

# A Proportional algorithm

The mathematical representation is,

$$\frac{mv(s)}{e(s)} = k_c \text{ (Laplace domain) or } mv(t) = mv_{ss} + k_c e(t) \text{ (time domain)}$$
 (3)

The proportional mode adjusts the output signal in direct proportion to the controller input (which is the error signal, e). The adjustable parameter to be specified is the controller gain,  $k_c$ . This is not to be confused with the process gain,  $k_p$ . The larger  $k_c$  the more the controller output will change for a given error. For instance, with a gain of 1 an error of 10% of scale will change the controller output by 10% of scale. Many instrument manufacturers use Proportional Band (PB) instead of  $k_c$ .

The time domain expression also indicates that the controller requires calibration around the steady-state operating point. This is indicated by the constant term  $mv_{ss}$ . This represents the 'steady-state' signal for the mv and is used to ensure that at zero error the cv is at setpoint. In the Laplace domain this term disappears, because of the 'deviation variable' representation.

A proportional controller reduces error but does not eliminate it (unless the process has naturally integrating properties), i.e. an offset between the actual and desired value will normally exist.

# A proportional integral algorithm

The mathematical representation is,

$$\frac{mv(s)}{e(s)} = k_c \left[ 1 + \frac{1}{T_i s} \right] \text{ or } mv(t) = mv_{ss} + k_c \left[ e(t) + \frac{1}{T_i} \int e(t) dt \right]$$
(4)

The additional integral mode (often referred to as reset) corrects for any offset (error) that may occur between the desired value (setpoint) and the process

<sup>&</sup>lt;sup>1</sup> This is defined as the range over which the error must change in order to drive the controller output over full range. The PB also tells you how large the error has to be before the manipulated variable reaches 0 or 100%. The PB is generally centered around the setpoint causing the output to be at 50% when the setpoint and the process output are equal.

output automatically over time<sup>2</sup>. The adjustable parameter to be specified is the integral time (Ti) of the controller.

### Where does the term reset come from?

Reset is often used to describe the integral mode. Reset is the time it takes for the integral action to produce the same change in mv as the P modes initial (static) change. Consider the following figure,




Figure (1) The response of a PI algorithm to a step in error

Figure (1) shows the output that would be obtained from a PI controller given a step change in error. The output immediately steps due to the P mode. The magnitude of the step up is  $K_ce$ . The integral mode then causes the mv to 'ramp'. Over the period 'time 0 to time  $T_l$ ' the mv again increases by  $K_ce$ .

# Integral wind-up

When a controller that possesses integral action receives an error signal for significant periods of time the integral term of the controller will increase at a rate governed by the integral time of the controller. This will eventually cause the manipulated variable to reach 100 % (or 0 %) of its scale, i.e. its maximum or minimum limits. This is known as integral wind-up. A sustained error can occur due to a number of scenarios, one of the more common being control system 'override'. Override occurs when another controller takes over control of a particular loop, e.g. because of safety reasons. The original controller is not switched off, so it still receives an error signal, which through time, 'winds-up' the integral component unless something is done to stop this occurring. There are many techniques that may be used to stop this

<sup>-</sup>

<sup>&</sup>lt;sup>2</sup> Different control manufacturers use different definitions for the integral mode of a controller. It can be defined as minutes, minutes/repeat or repeats per minute. The difference is very important to note so as to ensure problems do not occur during a tuning exercise. *Remember the 'name game'*.  $T_i$  is the integral time (minutes), if specified as repeats / minute then it is  $1/T_i$  that must be entered into the controller, while minutes / repeat is again  $T_i$ . This is confusing and is compounded by the fact that manufacturers are not consistent!

happening. One method is known as 'external reset feedback' (Luyben, 1990). Here, the signal of the control valve is also sent to the controller. The controller possess logic that enables it to integrate the error when its signal is going to the control value, but breaks the loop if the override controller is manipulating the valve.

# A Proportional Integral Derivative algorithm

The mathematical representation is,

$$\frac{mv(s)}{e(s)} = k_c \left[ 1 + \frac{1}{T_i s} + T_D s \right] \text{ or } mv(t) = mv_{ss} + k_c \left[ e(t) + \frac{1}{T_i} \int e(t) dt + T_D \frac{de(t)}{dt} \right]$$
 (5)

Derivative action (also called rate or pre-act) *anticipates* where the process is heading by looking at the time rate of change of the controlled variable (its derivative).  $T_D$  is the 'rate time' and this characterises the derivative action (with units of minutes). In theory derivative action should always improve dynamic response and it does in many loops. In others, however, the problem of noisy signals makes the use of derivative action undesirable (differentiating noisy signals can translate into excessive my movement).

Derivative action depends on the slope of the error, unlike P and I. If the error is constant derivative action has no effect.

### **Revision Exercise**

Use Matlab / Simulink to explore the effect a step change in error has on the various modes of an ideal PID control algorithm. Assume that  $k_c = 1$ ,  $T_i = 10$  mins and  $T_D = 5$ mins.

# PID algorithms can be different

Not all manufactures produce PID's that conform to the ideal 'textbook' structure. So before commencing tuning it is important to know the configuration of the PID algorithm! The majority of 'text-book' tuning rules are only valid for the ideal architecture. If the algorithm is different then the controller parameters suggested by a particular tuning methodology will have to be altered.

### Ideal PID

The mathematical representation of this algorithm is:

$$\frac{mv(s)}{e(s)} = k_c \left[ 1 + \frac{1}{T_i s} + T_D s \right]$$

One disadvantage of this ideal 'textbook' configuration is that a sudden change in setpoint (and hence e) will cause the derivative term to become very large and thus provide a "derivative kick" to the final control element - this is undesirable. An alternative implementation is

$$mv(s) = k_c \left[ 1 + \frac{1}{T_i s} \right] e(s) + T_D scv(s)$$

The derivative mode acts on the measurement and not the error. After a change in setpoint the output will move slowly avoiding "derivative kick" after setpoint changes. This is therefore a standard feature of most commercial controllers.

# Series (interacting) PID

The mathematical representation of this algorithm is:

$$\frac{mv(s)}{e(s)} = k_c \left[ 1 + \frac{1}{T_i s} \right] T_D s$$

As with the ideal implementation the series mode can include either derivative on the error or derivative on the measurement. In which case, the mathematical representation is,

$$\frac{mv(s)}{e(s)} = k_c \left[ 1 + \frac{1}{T_i s} \right] \text{ where } e(s) = SP - T_D scv(s)$$

### Parallel PID

The mathematical description is,

$$mv(s) = k_c e(s) + \frac{1}{T_i s} e(s) + T_D s e(s)$$

The proportional gain only acts on the error, whereas with the ideal algorithm it acts on the integral and derivative modes as well.

### **Revision Exercises**

- 1. Draw the block diagram representation of the ideal, series (interacting) and parallel PID control laws.
- 2. Write down the 'time-domain' mathematical representation of the ideal (without derivative kick), series (interacting) and parallel PID control laws.

3. Suppose that the controller settings for an ideal PID algorithm are given by, k<sub>c</sub>, T<sub>i</sub>, T<sub>D</sub>. Work out the conversion factors required to ensure that a parallel implementation of the PID algorithm will provide the same mv signal given the same error signal.

# **Controller tuning**

Controller tuning involves the selection of the best values of  $k_c$ , Ti and  $T_D$  (if a PID algorithm is being used). This is often a subjective procedure and is certainly process dependent. A number of methods have been proposed in the literature over the last 50 years. However, recent surveys indicate,


- 30 % of installed controllers operate in manual.
- 30 % of loops increase variability.
- 25 % of loops use default settings.
- 30 % of loops have equipment problems.

A possible explanation for this is lack of understanding of process dynamics, lack of understanding of the PID algorithm or lack of knowledge regarding effective tuning procedures. This section of the notes concentrates on PID tuning procedures. The suggestion being that if a PID can be properly tuned there is much scope to improve the operational performance of chemical process plant.

When tuning a PID algorithm, generally the aim is to match some preconceived 'ideal' response profile for the closed loop system. The following response profiles are typical.

### Servo Control

For a unit step change in setpoint (0 - 1) the two response profiles shown in figure 2 could be obtained (depending upon the process dynamics and controller settings),






Figure (2) Underdamped (LHS) and overdamped (RHS) system response to a unit change in setpoint (PI control).

Terms used to describe underdamped response characteristics are,

- Overshoot: this is the magnitude by which the controlled variable 'swings' past the setpoint. 5/10% overshoot is normally acceptable for most loops.
- **Rise time:** the time it takes for the process output to achieve the new desired value. One-third the dominant process time constant would be typical.
- **Decay ratio:** this is the ratio of the maximum amplitude of successive oscillations.
- **Settling time:** the time it takes for the process output to die to between, say +/- 5% of setpoint.

These characteristics are often used as objectives during a tuning exercise.

# Regulatory Control

For a unit step change in the dv, the following type of response profile may be desired.




Figure (3) Disturbance rejection (a typical response profile)

i.e. the disturbance initially causes the process to move away from the desired value (which is set to zero in this figure). The controller then adjusts the mv so that the cv slowly moves back to setpoint. In other words the impact that the disturbance has on the closed loop system is eliminated and the system returns to the desired value. A transfer function that could be used to model this behaviour is,

$$\frac{cv(s)}{dv(s)} = \frac{\lambda s}{\lambda s + 1} \tag{6}$$

where the constant  $\lambda$  models the 'peak' effect of the disturbance as well as the speed at which the system returns to steady-state.

# **Tuning Rules**

### Rules of thumb

The following rules of thumb are intended to give "ball-park" figure controller settings. The settings<sup>(1)</sup> assume a series algorithm, the others are for ideal PID

Loop Type	PB(%)	I (mins)	D (mins)
Liquid level	< 100	10	=
Temperature	20 - 60	2 - 15	1/4
Flow	150	0.1	=
Liquid Pressure <sup>(1)</sup>	50 - 500	0.005 -	=
		0.5	
Gas Pressure <sup>(1)</sup>	1- 50	0.1 - 50	0.02 - 0.1
Chromatograph <sup>(1)</sup>	100 - 2000	10 - 120	0.1 - 20

Often, with level systems exact setpoint following is not essential, hence proportional control is often used. Temperature loop dynamics can be slow because of process heat transfer lags. Deadtime is possible, especially in heat exchangers and temperature is not normally noisy. Consequently PID control is normally preferred. Flow loop dynamics are generally fast (of the order of seconds). Control valve dynamics are normally the slowest in the loop. Flow systems are noisy. However, noise can often be dealt with simply by reducing the gain.

# Ziegler Nichols closed loop method

The method is straightforward. First, set the controller to P mode only. Next, set the gain of the controller ( $k_c$ ) to a small value. Make a small setpoint (or load) change and observe the response of the controlled variable. If  $k_c$  is low the response should be sluggish. Increase  $k_c$  by a factor of two and make another small change in the setpoint or the load. Keep increasing  $k_c$  (by a factor of two) until the response becomes oscillatory. Finally, adjust  $k_c$  until a response is obtained that produces continuous oscillations. This is known as the ultimate gain (ku). Note the period of the oscillations (Pu). The control law settings are then obtained from the following table,

	k <sub>C</sub>	Ti	ТD
Р	ku/2		
PI	Ku/2.2	Pu/1.2	
PID	Ku/1.7	Pu/2	Pu/8

# Practical use of the technique

It is unwise to force the system into a situation where there are continuous oscillations as this represents the limit at which the feedback system is stable. Generally, it is a good idea to stop at the point where some oscillation has been obtained. It is then possible to approximate the period (Pu) and if the gain at this point is taken as the ultimate gain (ku), then this will provide a more conservative tuning regime.

# Cohen - Coon

This method depends upon the identification of a suitable process model (plant identification has been covered in previous lectures). Cohen-Coon recommended the following settings to give responses having ½ decay ratios, minimum offset and other favourable properties,

	k <sub>c</sub>	T <sub>i</sub>	T <sub>D</sub>
P	$\frac{1}{k_p} \frac{\tau}{\theta} (1 + \frac{\theta}{3\tau})$		
PI	$\frac{1}{k_p} \frac{\tau}{\theta} (\frac{9}{10} + \frac{\theta}{12\tau})$	$\theta \frac{30 + 3(\theta / \tau)}{9 + 20(\theta / \tau)}$	
PID	$\frac{1}{k_p} \frac{\tau}{\theta} (\frac{4}{3} + \frac{\theta}{4\tau})$	$\theta \frac{32 + 6(\theta / \tau)}{13 + 8(\theta / \tau)}$	$\theta \frac{4}{11 + 2(\theta / \tau)}$

In the table  $k_p$  is the process gain,  $\tau$  the process time constant and  $\theta$  the process time delay.

# Practical use of the technique

If the process delay is small (in the limit as it approaches zero) increasingly large controller gains will be predicted. The method is therefore not suitable for systems where there is zero or virtually no time delay.

# Direct synthesis

This is a model based tuning technique. It uses an identified process model in conjunction with a user specified closed loop response characteristic. An advantage of this approach is that it provides insight into the role of the 'model' in control system design. A disadvantage of the approach is that a PID controller may not be realised unless an appropriate model form is used to synthesise the control law.

# Tuning for servo control

Let the symbol Gp represent the process dynamics and Gc the controller dynamics. If all other dynamic elements within the loop are ignored then the following closed loop transfer function can be derived,

$$\frac{cv}{SP} = \frac{G_c G_p}{1 + G_c G_p} \tag{6}$$

this can be re-arranged to give an expression for the feedback control law as,

$$G_c = \frac{1}{G_p} \left( \frac{\frac{cv}{SP}}{1 - \frac{cv}{SP}} \right) \tag{7}$$

In other words, the controller comprises the inverse of the process model (common to model based design techniques) as well as a specification for the closed loop response characteristic, cv/SP.

A process model can be obtained through plant identification. The closed loop response characteristic, cv/SP must be specified. A simple specification is,

$$\frac{cv}{SP} = \frac{1}{\lambda s + 1} \tag{8}$$

 $\lambda$  is a user specified closed loop time constant.

Substituting this into equation (7) and re-arranging gives,

$$G_c = \frac{1}{G_p} \left( \frac{1}{\lambda s} \right) = \frac{\tau_p s + 1}{k_p \lambda s} = \frac{\tau_p}{k_p \lambda} \left( 1 + \frac{1}{\tau_p s} \right)$$
(9)

where it has been assumed that the process transfer function is,

$$G_p(s) = \frac{k_p}{\tau_p s + 1} \tag{10}$$

ie. first order, no dead-time.

Based on this process description, the ideal form of a PI controller results, where,

$$k_c = \frac{\tau_p}{k_p \lambda}$$
 and  $T_i = \tau_p$  (11)

What do you do if you want derivative action? The first order model results in a control law that is of the PI type. If you wish to synthesis a PID controller, there are two options

choose T<sub>D</sub> = Ti/4

• model the process using a 2<sup>nd</sup> order transfer function.

# **Revision Exercise**

Starting with a second order process transfer function show that a PID control structure can be developed using the direct synthesis derivation technique. What are the settings of the PID controller (in terms of the coefficients of the second order process transfer function)?

# Systems with time delay

Throughout this course, our basic assumption has been that we can model systems using the following transfer function,

$$G_p(s) = \frac{k_p e^{-s\theta}}{\tau_p s + 1} \tag{12}$$

i.e. a first order plus dead-time transfer function. If this were the case, what type of control law would result using the direct synthesis procedure?

Following the derivation presented, the following control law results,

$$G_c = \frac{1}{G_p} \left( \frac{e^{-s\theta}}{\lambda s + 1 - e^{-s\vartheta}} \right) \tag{13}$$

Note that the following response specification was used (as the time delay cannot be removed from the process),

$$\frac{cv}{SP} = \frac{e^{-s\theta}}{\lambda s + 1} \tag{14}$$

The control law, equation (13) is of non-standard form because of the time-delay terms. Suppose that  $e^{-s\theta}$  is approximated by a 1<sup>st</sup> order Taylor series expansion, i.e.

$$e^{-s\theta} \approx 1 - \theta s$$

Substituting into the denominator of equation (13) and re-arranging gives,

$$G_c = \frac{1}{G_p} \left( \frac{e^{-s\theta}}{(\lambda + \theta)s} \right) \tag{15}$$

It is not necessary to approximate the time delay in the numerator of equation (13) as this is cancelled by an identical term in the process transfer function,  $G_{\text{\tiny D}}(s)$  giving,

$$G_c = \frac{\tau_p s + 1}{k_p (\lambda + \theta) s} = \frac{\tau_p}{k_p (\lambda + \theta)} \left( 1 + \frac{1}{\tau_p s} \right)$$
 (16)

which is the form of an ideal PI controller where,

$$k_c = \frac{\tau_p}{k_p(\theta + \lambda)}$$
 and  $T_i = \tau_p$  (17)

Note the intuitive nature of the controller gain calculation: as the process time delay increases the controller gain will decrease.

# Tuning for regulatory control

With reference to the closed loop block diagram, for regulatory control the following closed loop transfer function may be derived,

$$\frac{cv}{dv} = \frac{1}{1 + G_c G_p} \tag{18}$$

This closed loop expression can be re-arranged to give an expression for the feedback control law as,

$$G_c = \frac{1}{G_p} \left( \frac{1 - \frac{Y}{d}}{\frac{Y}{d}} \right) \tag{19}$$

Again, the controller consists of the inverse of the process model as well as a specification for the closed loop response characteristic, cv/dv.

The process model is obtained through plant identification however, the closed loop response characteristic, cv/dv, must be specified by the designer. Using the simple specification described earlier,

$$\frac{cv(s)}{dv(s)} = \frac{\lambda s}{\lambda s + 1} \tag{20}$$

where  $\lambda$  is user specified. Substituting this into equation (19) and re-arranging gives,

$$G_c = \frac{1}{G_p} \left( \frac{1}{\lambda s} \right) \tag{21}$$

This is exactly the same form as equation (9) for servo control. Hence the controller gain and integral term for a PI controller is given by,


$$k_c = \frac{\tau_p}{k_p \lambda}$$
 and  $T_i = \tau_p$  (22)

# **Final Remarks**

The notes have reviewed PID control, discussed the modes of the various control algorithms, the different structures of algorithms that exist and standard tuning rules. The tuning rules reviewed include, Ziegler-Nichols, Cohen-Coon, and direct synthesis. Remember:

- the tuning rules are only valid for the 'ideal' PID control structure and any prediction of control law settings should be adjusted if an alternative PID implementation is used.
- the tuning rules are only valid for self-regulating processes (i.e open loop stable processes such as those that may be described by the 1<sup>st</sup> order plus dead-time description).

Luckily most process systems are self-regulating the exception to the rule being level systems. Tuning of level controllers will be the subject of the next section of the notes.



Bibrary of Congress

Gillendar

Cinlendar


NE05 - 3


0


POWER CONTROL DEVICES SECTION NEO5 ZERO VOLTAGE SWITCHING 24 VAC + 15 VDC 021 220R 35A **50** O 0.1uF CRO EARTH VDC ELECTROTECHNOLOGY DIVISION SYDNEY INSTITUTE OF TECHNOLOGY


ry of Congress

NE05 - 7.









POWER CONTROL DEVICES NE05\_4B U.J.T TRIGGER PULSE GENERATOR - MAINS SYNCHRUNISATION S.C.R C.R.D EARTH ELECTROTECHNOLOGY DIVISION SYDNEY INSTITUTE OF TECHNOLOGY

